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For five decades, the semiconductor industry has distinguished itself by the rapid pace of improve-
ment in miniaturization of electronics products-Moore's Law. Now, scaling hits a brick wall, a par-
adigm shift. The industry roadmaps recognized the scaling limitation and project that packaging 
technologies will meet further miniaturization needs or ak.a "More than Moore". This paper pre-
sents packaging technology trends and accelerated reliability testing methods currently being prac-
ticed. Then, it presents industry status on key advanced electronic packages, factors affecting accel-
erated solder joint reliability of area array packages, and IPC/JEDEClMil specifications for charac-
terizations of assemblies under accelerated thermal and mechanical loading. 
Finally, it presents an examples demonstrating how Accelerated Testing and Analysis have been ef-
fectively employed in the development of complex spacecraft thereby reducing risk. Quantitative 
assessments necessarily involve the mathematics of probability and statistics. In addition, accelerated 
tests need to be designed which consider the desired risk posture and schedule for particular project. 
Such assessments relieve risks without imposing additional costs . and constraints that are not value 
added for a particular mission. Furthermore, in the course of development of complex systems, vari-
ances and defects will inevitably present themselves and require a decision concerning their disposi-
tion, necessitating quantitative assessments. In summary, this paper presents a comprehensive view 
point, from technology to systems, including the benefits and impact of accelerated testing in offset-
ting risk. 
ELECTRONICS PACKAGING TREND 
As with many advancements in the Electronics Industry, consumer electronics is driving the trends 
for electronic packaging technologies toward reducing size and increasing functionality. In the past, 
there was always a ceramic version of a plastic package, including the plastic ball-grid-array (PBOA) 
which has the analogous ceramic ball-grid-array (and column-grid-array) (CBOA & CCOA). Today, 
there are few, if any, ceramic (high reliability) versions of the latest technologies. In fact, as with the 
BOA packages, ceramic packaging may not always be the most reliable choice when taking into ac-
count the board mounting process. Solder joint reliability has become an integral part of the Electron-
ic Packaging equation for overall reliability [1-10). 
Microelectronics are meeting the technology needs for higher performance, reduced power consump-
tion and size, and off-the-shelf availability. Due to the breadth of work being performed in the area 
of microelectronics packaging, this paper presents only a few key packaging technologies detailed in 
three industry roadmaps for conventional microelectronics [11-13]. The three key industry roadmaps 
and current revisions of roadmaps are: (I) the 2012 reports of the international technology research 
society (ITRS), (2) the 2013 roadmap reports of the international manufacturing initiative (iNEMI), 
and (3) the 2013 roadmap of association connecting electronics industries (IPC). The objectives of 
each roadmap society are summarized in Figure I, showing their emphasis on each stage of techno-
logical development, industry, and pull/push styles of implementation. 
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Figure 1, ITRI, iNEMi, and ,PC roadmap focus and development Styles. 
Moore 's Law also sometimes called scaling, predicts significant trend in decreasing cost-per-
function, which has led to substantial improvements in economic productivity and overall quality of 
life through proliferation of computers, communication, and other industrial and consumer electron-
ics. To help guide these R&D programs in scaling, the Semiconductor Industry Association (SIA) 
met with corresponding industry associations in Europe, Japan, Korea, and Taiwan to participate in a 
1998 update of its roadmap and to begin work toward the first ITRS, published in 1999. Since then, 
the ITRS has been updated in even years and fully revised in between years. The latest 2012 update 
is available on the ITRS website [11]. Figure 2 shows the ITRS roadmap for printed CMOS Moore's 
Law, and beyond which is later called "More than Moore" or its abbreviation, MtM. 
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Figure 2. ITRS Roadmap for printed CMOS Moore's Law and beyond, MIM [11]. 
The ITRS projects that by 2020-2025, many physical dimensions are expected to be crossing the 10 
nm threshold. As dimensions approach the 5-7 nm range, it will be difficult to operate any transistor 
structure that is util izing CMOS physics as its basic principle of operation. lt is projected that the 
new devices such as tunnel transistors could provide a smooth transition from traditional CMOS to 
this class of devices to reach the levels of required further miniaturization. However, it is becoming 
clear that fundamental geometrical limits are reached in the timeframe. By fully utilizing the vertical 
dimension, it is possible to stack layers of transistors on top of each other. The 3D transistor ap-
proach continues to increase the number of components per mm' even when horizontal physical di-
mensions are no longer be amenable to any further reduction. 
ITRS recognized the limitations of Moore's law (i.e., linear scaling) and proposed a methodology to 
identiry those MtM technologies for which a roadmapping effort is feasible and desirable. The semi-
conductor community needs to depart from the traditional scaling "technology push" approach and 
involve new constituencies in its activities. ITRS materialized this new approach in 2011, when it 
added a MEMS chapter to the roadmap; it also aligned it with the iNEMl roadmap. The MEMS chap-
ter aligns its effort towards those MEMS technologies associated with "mobile internet devices," a 
driving application broad enough to incorporate many existing and emerging MEMS technologies. 
Single Chip Microelectronics Packaging Trend 
The trend in single packaging technology is illustrated in Figure 3. Single-chip microelectronic pack-
aging technologies are categorized into three key technologies: (I) plastic ball grid arrays (PBGAs), 
(2) ceramic column grid arrays (CGAs), and (3) and smaller foot prints such as quad-flat no-lead 
(QFN) and wafer level packages. There are numerous variation of packages in each cate-gory. Single 
chip packages including BGAs and chip scale packages (CSPs) are now widely used for many elec-
tronic applications including portable and telecommunication products. The BGA version has now 
considered for high reliability applications with generally much harsher thermal and mechanical cy-
cling requirements than those for commercial use. Technical challenges for BGA/CSP packages in-
clude the behavior of solder joints under thermal and mechanical loading have become moving target 
to meet development in higher density die with associate continuously increasing in pin counts 
(1/Os), decreasing in pitches, and newly introduced packaging styles. 
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Figure 3. Microelectronic trends for single packaging technologies. 
For high reliability applications, there is a continuous need to understand behavior under thermal 
stresses as the I/O of CGA packages increase and become more complex with using non-hermetic 
flip-chip die and added passives (see Figure 4). Thermal stress due to column attachment for LGA 
and/or reworked CGA packages affects reliability. Assembly of LGA directly onto board using con-
ductive adhesive may become a viable option in a near future possibly using adhesive with nano-
particulates or other approaches. Thermal characterization of early version of high 110 PBOAs with 
wire bond and advanced higher I/O version with flip chip die are critical for use in harsher environ-
mental applications. 
Evaluation of esps including wafer level esp (WLeSP) should be selective at this time since pack-
aging technologies are yet to show thermal resistance robustness required for high reliability applica-
tions. With commercial industry mostly implemented Pb-free solders that added currently additional 
challenge for high reliability applications. The options left for use of tin-lead solders are either to 
continue to use tin-lead solder with Pb-free columns/solder balls (backward compatibility), replace 
Pb-free balls/columns with tin-lead, and accommodate Pb-free in a near future with understanding 
associated risks and development of mitigation approaches. 
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Figure 4. Surface mount (SMT) electronics packaging, from ceramic quad flat pack (CQFP) to ball grid array (BGA) and 
ceramic column grid array (CCGAlCGA) and chip scale package (CSP). 
Ball Grid Array (BGA) 
Ball grid arrays with 1.27-mm pitch (distance between adjacent ball centers) and finer pitch versions 
with 1- and 0.8- mm pitches, are the only choice for packages with higher than 300 I/O counts, re-
placing leaded packages such as the quad flat pack (QFP). Figure 5 shows schematically a typical 
low I/O plastic BOA with internal wire-bond and its higher I/O version with flip-chip die (FC-BOA) 
package configurations. BOAs provide improved electrical and thermal performance, more effective 
manufacturing, and ease-of-handling compared to conventional surface mount (SMD leaded parts. 
Finer pitch area array packages (FPBOA), a.k.a esps, are further miniaturized versions of BOAs, or 
smaller configurations ofleaded and leadless packages with pitches generally less than 0.8 mm. 
Advantages of BGAs 
BOA packages offer several distinct advantages over fine-pitch surface mount components having 
gull wing leads, including: 
• High-I/O capability (lOOs to approximately 3000 balls can he built and manufactured, but 
gull-wing leads are limited to less than 300 I/Os.) 
• Higher packaging densities (This is achievable since the limit imposed by package periphery 
for the gull wing leads is not applicable in the case of area array packages because area rather 
than periphery is used; hence, it is possible to mount more packages per the same board ar-
ea.) 
• Faster circuitry speed than gull wing surface mount components (SMCs) because the termi-
nations are much shorter and therefore less inductive and resistive 
• Better heat dissipation because of more connections with shorter paths 
• Conventional SMT manufacturing and assembly technologies such as stencil printing and 
package mounting 
These packages are also robust in processing. This stems from their higher pitch (typically, 0.8-1.27 
mm), better lead rigidity, and self-alignment characteristics during reflow processing. This latter fea-
ture, self-alignment during reflow (attachment by heat), is very beneficial and opens the process win-
dow considerably. 
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FIgure 5. Typical plastic ball grid array with internal wire-bond and flip-chip die for low and high-IIO package config-
urations, respectively. 
Disadvantages of BGAs 
Area array packages, however, are not compatible with multiple solder processing methods, and in-
dividual solder joints cannot be inspected and reworked using conventional methods. In low volume 
SMT assembly applications, the ability to inspect the solder joints visually has been a standard in-
spection requirement and is a key factor for providing confidence in the solder joint reliability. Ad-
vanced inspection techniques, including X-ray, need development to provide such confidence for 
BGA and FPBGAs. 
The four chief drawbacks of area array packages are: 
• Lack of direct visual inspection capability 
• Lack of individual solder joint re-workability 
• Interconnect routing between the chip and the PWB requiring a multilayer PWB 
• Reduced resistance to thermal cycling due to use of rigid balls/columns 
Column Grid Array (CGA) 
For high reliability applications, surface mount leaded packages, such as ceramic quad flat packs 
(CQFPs), are now being replaced with CGAs with a 1.27-mm pitch (distance between adjacent 
columnl centers) or lower. Replacement is especially appropriate for packages with higher than 300 
110 counts, where CQFP pitches become fine, making them extremely difficult to handle and assem-
ble. In addition to size reduction, CGAs also provide improved electrical and thermal performance; 
however, their solder columns are prone to damage, and it is almost impossible to rework defective 
solder joints. Rework, re-column, and reassembly may be required to address solder defects due to 
processing or column damage prior to assembly due to shipping and mishandling, potentially adding 
cost. 
CGA packages are preferred to CBGA (sec Figure 6) since they show better thermal solder joint reli-
ability than their CBGA counterparts. Superior reliability is achieved for larger packages and for 
higher than 300 lias when resistance to thermal cycling is further reduced with increasing package 
size. All ceramic packages v;ith more than 1,000 lias generally come in the CCGA style with I-mm 
pitch or lower in order to limit growth of the package size. 
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Figure 6. Examples of ceramic column grid array (CCGA) and ceramic ball grid array (CBGA) package configura-
tions. 
Key recent trends in electronic packages for high reliability applications are as follows: 
• Ceramic quad flat pack (CQFP) to area array packages 
• CBGA to CCGNCGA (>500 lias) and land grid array (LGA) 
• Wire-bond to flip-chip die within a package 
• Hennetic to non-hermetic packages (> I 000 lias) 
• High-lead solder columns to columns with Cu wrap 
• Pb-Sn to Pb-free, including potential use of a Cu column 
• Land grid with conductive interconnects rather than Pb-free solder 
The key drawback of CGAs remains the same as area array packages: individual column re-
workability and inspection capability for interconnection integrity is poor (e.g., cracks and cold sol-
der). Implementation of process controls is critical to achieving quality solder joints, which conse-
quently achieves optimum assembly reliability. Visual inspection of peripheral columns, when they 
are not blocked, can be performed by optical microscopy to ensure solder quality as another process 
indicator. Although progress has been made in improving the resolution of X-ray for better inspec-
tion, the issue of inspection remains partially unresolved. 
CGAs are often commercial-off-the-shelf (COTS) packages; their high reliability package versions 
go through a more stringent screening with added cost and long-time delay in delivery schedule. The 
issues with CGA COTS packages are essentially the same as other COTS issues and include package 
die source and materials variations from lot to lot, availability of packages with radiation-hard die, 
outgassing for materials, etc. Assembly, inspection, and lack of individual solder reworkability issues 
are additional key aspects of such implementation. 
ACCELERATED THERMAL STRESS FOR MICROELCTRONICS SYSTEM 
Reliability under thermal stress for package and assembly depends on the reliability of constituent 
elements and globalllocal interfaces (attachments) [14]. Solders in surface mount are unique since 
they provide both electrical interconnection and mechanical load-bearing element for attachment of 
package on PCB and often function as a critical heat conduit too. A solder joint in isolation is neither 
reliable nor unreliable; reliability has meaning only in the context of interconnections either within 
package or outside of package on PCB when the PCB assembly is deployed. 
Solder joints are a key interface element for BGAlCBGAlCGA package and assembly on PCB. As 
schematically shown in Figure 7, three elements play key roles in defining reliability for CGA, glob-
al, local, and solder alloy. In CGA, solder columns also act as load carrying element between pack-
age and boards similar to metallic leads such as those for CQFP. The characteristics of these three 
elements - package (e.g., die, substrate, solder joint, underfill), PCB (e.g., polymer, Cu, plated 
through hole, microvia), solder joints (e.g., via balls, columns) - together with the use conditions, 
the design life, and acceptance failure probability for the electronic assembly determine the reliabil-
ity of BGA/CBGAlCGA assemblies. 
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Figure 7. Three key elements defines reliability under thermal suess are due to global, local, and solder alloy coefficient of 
thermal (CTE) mismatches. 
In other words, acceptable reliability is the ability of a system (here microelectronics) to function as 
expected under the anticipated operating conditions for an expected time period without exceeding 
the expected probability of failure. However, reliability is threatened by infant mortality due to 
workmanship defect and lack of sound manufacturing, and reliability design. Designs for manufac-
turability (DfM), design for assembly (DfA), design for testability (DIT), and so on, are prerequisites 
to assure the reliability of the product. Only a design for reliability (DfR) can assure that manufac-
tured to quality will be reliable. The elements of the system reliability is schematically shown in Fig-
ure 8 which are comprised of device/package/PCB and interconnections and also includes considera-
tion of design for reliability prior to assembly and subsequent manufacturing and quality assurance 
implementation . 
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Figure 8. System reliability achieved through design for reliability (DfR), sound manufacluring, and quality to packag· 
ing/devicelPCB and interconnections. 
Accelerated Thermal Stress for Packaging 
Typical packaging build steps are schematically shown in Figure 9. After wafer processing and test-
ing, the wafer is generally sawed into die, which are then packaged or used as chip-on-board flip chip 
direct attachment. In WLP, protection and testing are first performed on the wafer and then dicing in 
preparation for SMA. There is a great contrast between processing at the chip and package levels, 
including the defects created and the reliability implications involved. Materials and process steps 
involved may need to be modified in order to achieve reliable package for application in a harsher 
environment including cold or hot environment for high reliability applications. 
Packaging materials and structures are chosen to meet the demands of device use in conventional 
environments. Thus, metals are selected according to how well they conduct current into and out of 
chips, and encapsulants on their ability to encase and protect the die over commercial temperature 
ranges. In addition to their electrical conduction function, metals are used in packaging as mechani-
cal supports, to conduct heat away (heat sinks), and to seal the contents. Ceramics like alumina also 
serve as containers for chips and often the substrates for mounting semiconductor devices. Polymers 
are used to hermetically encase the chips and are employed in printed circuit boards for mounting the 
packages. 
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Figure 9. Microelectronic packaging steps. 
Silicon of chip in package degrades under thermal stresses. Many Si device degradation mechanisms 
are thermally activated and the device reliability is a strong function of temperature and operating 
voltage. The higher the temperature, the greater are degradation mechanisms such as inter-diffusion 
through interconnection, latch-up, noise, and heat. For thermally activated failure mechanisms, the 
relative improvement in mean-time-to-failure (MTTF) with reduction in temperature is proportional 
to a temperature dependent term expressed by the Arrhenius relation 
MITF- exp(E.IKT) (1) 
Where E. is the activation energy of a given thermal process, T is absolute temperature, and K is 
Boltzman's constant. E. will typically range between 0.3-1.2 eY. A lower value of E. implies that the 
temperature effect is less significant for a failure mechanism than the one with higher E.. If a value 
of 0.5 eV is assumed, the relative change in M1TF can be seen graphically in Figure 10. 
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Figure 10. The effect of temperature on device MTIF when device failure has an Arrhenius relationship with E •. = 0.5 eV 
Accelerated Thermal Stress for SMT Assembly 
Majority of fatigue failures of solder joints in surface mount assemblies are due to global CTE mis-
match induced damage while early premature failure may be due to workmanship anomalies and lo-
cal interfacial integrity deficiencies [8]. The global expansion mismatches result from differential 
thermal expansions of a package and the PCB assembly. These thermal expansion differences stem 
from differences in the coefficients of thermal expansion (CTEs) and thermal gradients as the result 
of heat dissipation from functional die within package. Global CTE-mismatches typically range from 
lla-2 ppmJ°C (2xlO-6) for CTE-tailored high reliability assemblies to llo. -14 ppm/oC for ceramic 
packages (e.g., CBGAICGA) on FR-4 PCBs. The shear strain representative of the global CTE mis-
match due to thermal excursion is given as the following. 
y = (Uc - Us) (TeTo) LIH = (~U) (~T) Ln/H (2) 
Global CTE mismatches typically are the largest; since all three parameters determining tbe thermal 
expansion mismatch, i.e., the CTE-mismatch (lla), the temperature swing (llT), and the largest acting 
package length (Ln), a.k.a., distance to neutral point (DNP), Can be large. In thermal cycling, this 
global expansion mismatch will cyclically stressed, and thus fatigue, the solder joints. The cumula-
tive fatigue damage will ultimately cause the failure of one of the solder joints, typically a corner 
joint in CBGAlCGA, causing permanent functional electrical failure that initially may be intermit-
tent. The shear strain representing damage in each cycle is proportional to dO., II T, and Ln. and in-
versely proportional to the package IPCB separation height (H). For this reason CGAs are selected 
for higher package sizes and VOs since thermal strain is lower for higher column height (H) than 
their CBGA counterparts; therefore, it is expected to show better thermal cycling fatigue life. 
The local expansion mismatch results from differential thermal expansions of the solder and the base 
material of the package or PCB assembly. These thermal expansion differences result from differ-
enees in the CTE of the solder and those of the base materials together with thermal excursions. Lo-
cal CTE-mismatches typically range from 6.11 -7 ppml°C with copper to - 18 ppml°C with ceramic. 
Local thermal expansion mismatches typically are smaller than the global expansion mismatches, 
since the acting distance, the maximum wetted area dimension, is much smaller in the order of tens 
of mils, e.g., 20 mils for a typical column diameter. 
Solder alloy CTE mismatch cover microstructural changes due to solder alloy being a mixture of two 
or more elements. The grain structure of tin-lead solder is inherently unstable. The grains will grow 
in size over time as the grain structure reduces the internal energy of a fine-grained structure. This 
grain growth process is enhanced by exposures at elevated temperatures as well as strain energy input 
during cyclic loading. The grain growth process is thus an indication of the accumulating fatigue 
damage. Figure II illustrated grain growth near cracks for a CGA assembly after two hundred ther-
mal cycles in the range of -55°C to 100°C. For tin-lead solder, an internal CTE-mismatch of -6 
ppml°C results from the different CTEs of the Sn-rich and Pb-rich phases of solder. Internal thermal 
expansion mismatches typically are the smallest, since the acting distance, the size of the grain struc-
ture, is much smaller than either the wetted length or the component dimension, in the order of mils . 
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Figure 11. Tin-lead solder alloy phases and grain growth in eGA after thermal cycling. 
Accelerated Thermal Cycle Fatigue Prediction Models for SMT Assembly 
Predicting solder joint fatigue failure under thermal cycling stress has been one of the challenging 
problems for microelectronic packaging and assembly. Early solder joint fatigue models were devel-
oped based on experimental thermal cycling tests using strain gauges, therefore, mostly correlated to 
strains. As size of package, decreased, finite element analyses (FEA) become a more popular ap-
proach for estimating strains in PBGA/CBGAlCGA assemblies. The Coffin-Manson relationship 
perhaps the best known and most widely used was developed for aerospaee metals and was consid-
ered for tin-lead solder. The model relates the total number of cycles to failure (CTF) to the plastic 
strain amplitude and the fatigue ductility coefficient and exponential. 
Many fatigue models are based on modification of !be Coffin-Manson relationship. One of the long-
standing models used in solder fatigue analysis is the Norris and Landzberg model [24]. This rela-
tionship has been applied to project thermal cycles to failures (CTFs) for a number of conventional 
and advanced packaging assemblies based on accelerated test data. It is one of many numerous para-
metric modeling analysis methods that have been proposed and used by industry to project CTFs 
from one thermal cycle condition to a field application. A number of models for life extrapolation of 
tin-lead solder-joint attachments are listed in Table 1 [7]. 
Table 1: Summary of various life models developed for plastic and ceramic grid array packages 
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In the Coffin-Manson relationship, CTF is inversely proportional to the creep strain. Its modified 
version includes the effects of frequency as well as the maximum temperature. The Norris Landzberg 
relationship is given by: 
(N,IN2) oc (I'1Y2//'m)9 (f,lf2)' exp {(1414 (lff,- Iff2)} (3) 
N, and N2 represent cycles to failure under two plastic strain conditions. e is the fatigue exponential 
and is generally assumed equal to 1.9 [19, 24]. 
• l'1y is proportional to (DNPlh) l'1ex I'1T, where DNP is the distance from the neutral point at the 
center of the package, h is equal to the solder joint height, l'1ex is the difference in the coeffi-
cient of thermal expansion of the package and PCB, and I'1T is the cycling temperature 
range, as described in equation 2. 
• f, and f2 are fatigue frequencies. K is the frequency exponential varying from 0 to I, with 
value 0 for no frequency effect and I for the maximum effect depending on the materials and 
testing conditions. A value equal to 113 is commonly used to extrapolate the laboratory ac-
celerated thermal cycles-ta-failure data with short duration (high frequency) to on/off field 
operating cycles with long duration (low frequency), i.e., a shorter field cycles-ta-failure pro-
jection. 
• T, and T2 are maximum temperatures (in degrees K) under the two cycling conditions such as 
field and use conditions. 
• The Norris-Landzberg model was developed for controlled collapse connections from ther-
mal cycling data over a variety of temperature ranges for alloys consisting of high Pb content 
solder. 
Acceleration factor models can be derived from any of the expressions in Table I . It may be useful to 
compare more than one model in projecting accelerated data to field conditions. 
ACCELERATED DYNAMIC LOADING FOR PACKAGING/SYSTEM 
Mechanical methods such as shock and vibration at the package, assembly, and system levels have 
been an integral part of evaluation for use of microelectronics in high-reliability applications. Aero-
space users have numerous specifications that address approaches on evaluating resistance to me-
chanical loading at various load levels for conventional packages such as leaded components. In ad-
dition, workmanship requirements to meet harsher mechanical environment are in place. For exam-
ple, one of the workmanship requirement during inspection is to verify that "adhesive bond-
ing/staking materials has been applied ... for parts in excess of 7 grams (0.25 oz) per lead." Testing 
applicability or similar workmanship requirements are needed to be defined for advanced area array 
electronics both single and stack packaging technologies. Figure 12 shows an example of failure of a 
ceramic quad-flat package (CQFP) due to lack of sufficient mechanical support [15]. 
Figure 13 shows key reliability parameters under thermal and mechanical loading~reep does not 
play much a role in shock and vibration. The figure specifically shows details of failure mechanisms 
under mechanical loading for area array package and assembly. Reliability investigation of array as-
semblies' behavior under mechanical loading become extremely important with emergence of ad-
vanced field programmable gate arrays (FPGA) and their use in high-reliability applications. The 
high input/output (I/O) versions of these microelectronic devices are now come in non-hermetic un-
derfilled flip-chip ball grid array (FCBGA) or flip-chip column grid array (CGA). Exposure of brittle 
die and fragile columns are two aspects that further necessitate understanding characterization of 
these types of packages under mechanical loading as well as conventional thennal cycling. Since 
commercial industries are leading these technologies, especially those that are used in portable elec-
tronics, extensive data are available. The mechanical data generated based on industry's specifica-
tions, generally using fatigue bending and drop testing rather than under shock and vibration testing 
as commonly perfonned for high-reliability application. 
Figure 12. Lead failure for a CQFP under vibration loading due insufficient comer staking materials. (NASA Workmanship 
8739.1 , paragraph 4.4-3b]. 
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Figure 13. Thermal and mechanical reliability parameters, specifically showing failure mechanisms of advanced area array 
package assembly under mechanical loading including shock and vibration. 
Specification on Mechanical Testing 
Figure 14 lists a number of specifications generated in recent years by commercial industry particu-
larly lPC [16] and JEDEC [17] in response to increasing demand to area array package and their min-
iaturized versions and stack technologies. It also include the key military specification [18] that re-
cently in 2008 was updated. 
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Figure 14. Key Commercial and Military specifications for mechanical testing inc!uding those for bending, drop, vibration, 
and shocks behavior of microelectronics and specifically advanced area array packages and 3D packaging technologies. 
The key specifications that relevant to this BOK are as follows. 
• IPClJEDEC 9702 Provide cover basic mechanical bend testing characterization and strain to 
failure using four points bend test method commonly used also by other industry. Specific 
strain gage attachment delineated in IPC/JEDEC-9704. 
• IPC/JEDEC 9707 covers a new test method that better applicable for area array packages, us-
ing spherical loading at points rather than loading through cylindrical as used in four point 
bend testing defined in 9702. The standard supplements existing standards for mechanical 
shock during shipping, handling, or field operation as well as fill the gap for IPC/JEDEC 
9702 to better characterizes maximum strain levels. The two specifications provide a com-
mon method of establishing the fracture resistance of board-level package interconnects to 
flextural/point loading during PCB assembly and test operations. No pass/fail qualification 
requirements provided since each package/assembly considered to be unique. 
• IPC 9703 cover generic guidelines for mechanical drop and shock testing since requirement 
for each industry is different. The scope of document includes I) methods to define mechan-
ical shock use-conditions, 2) methods to define system level, system board level component 
test board level testing that correlate to the use-conditions, and 3) guidance on the use of ex-
perimental metrologies for mechanical shock tests. 
• IPC 9708 is generated in response to newly failure of board observed (pad cratering) due to 
move to Pb-free solder alloy implementation. Pb-free solders are generally stiffer than tin-
lead solders; they can transfer more of the applied global strain to the assembly. Pb-free re-
quires higher reflow temperatures induce higher residual stress/strains in the assembly. Pb-
free typically assembled with phenolic-cured PCB materials are more brittle than conven-
tional dicy-cured FR4 materials. These strains could eventually relax over time, but if me-
chanical strain is applied shortly after reflow, pad cratering could occur at lower mechanical 
strain levels. 
• JEDEC JESD-B III developed for portable electronics in response to need to define re-
sistance to repeated drops required for mobile applications. Shock pulse requirement to PCB 
assembly is defined based on JESD22-BIIO condition B Table I (or JESD22-BI04-B Table 
1) with 1500 Gs, 0.5 millisecond duration, and half-sine pulse. This specification is widely 
used by industry and data are of valuable for high-reliability applications. JESD-B2IOA de-
fines resistance to mechanical. shock. 
• Mil-STD-8IOF covers many aspects of environmental testing including mechanical vibration 
and shock and is well established for conventional microelectronics for high-reliability appli-
cations. 
AND RISK ANALYSIS AND MITIGATION: THERMAL CYCLING EXAMPLE 
Risk Informed Systems Qualification (RISQ) 
RISQ can provide a cost effective approach to maximizing the information obtained from testing sys-
tem packaging designs and for qualification, as well addressing potential process variations and de-
fects that might arise in a given assembly process. The approach for the RISQ analysis is outlined in 
Figure IS. 
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Figure 15. Risk Informed System Qualification (RISQ) Analysis process for developing accelerated testing for packaging. 
RlSQ can use many aspects of packaging and interconnections at different levels. As discussed in 
previous sections, area array packages and mUltiple interconnections allow effective use of the con-
tinuously improving packaging technology. As shown, there are varieties of accelerated test regimes 
that can be used to evaluate these packaging technologies, but these can be narrowed with considera-
tion of the system environment. Reliable and cost effective implementation of the advanced packag-
ing schemes is needed for most systems applications, particularly for the many challenges faced in 
low volume and high reliability applications. High reliability applications require adequate testing 
and qiJalification strategies that can asSure acceptable risks. Testing and qualification must be com-
pleted within schedule constraints to provide the necessary benefit during development. 
For the space applications of microelectronics packaging systems, the environments faced by space-
craft can impose a wide range of thermal , mechanical, and shock loading on packaging and electron-
ics assemblies. After launch, missions may serve in low earth orbit (LEO), in which a power-on and 
thermal cycles can occur every 90 minutes, with each orbit. Geosynchronous earth orbit (GEO), deep 
space, and planetary surface environments will impose a variety of thermal and mechanical challeng-
es. The environments imposed by each of these types of missions, must be addressed in the design 
and then qualification, to assure mission success. RISQ method will not only maximize information 
obtained from the system packaging designs and qualification testing in a cost effective approach, but 
it also addresses potential process variations and defects that might arise in a given assembly process. 
Selection of Projection Model for RISQ 
System environments and selected architectures are inputs to the RISQ analysis. The environment 
encountered by the mission will govern the appropriate selection of test conditions and models need-
ed to develop acceleration factors appropriate to the test design. The architectures selected are im-
portapt, as materials systems and potential defect types are also important considerations in testing 
and test condition selection. For example, in selecting projection models for thermal cycling, a judi-
cious evaluation of the life models shown in Table 1 is warranted. The model must be suitable to pro-
ject test conditions to spaceflight use conditions for the materials and packaging configurations em-
ployed in the design. 
The conditions in which an assembly will be used depend upon several design factors of the system, 
as well as the external environment. Under the hood automotive environment is substantially differ-
ent from the cabin environment. For spacecraft, relevant system factors may include the position in 
which the assembly is located on an orbiting vehicle, the size of the spacecraft, or the potential use of 
thermal controls, including heaters. 
Environments vary dramatically for different spacecraft (see Figure 16). The diurnal external envi-
ronment encountered by Opportunity on the Martian surface has ranged from about -85' C to +21 'C 
for a single Sol [19]. Opportunity is still operating accumulating 3744 Sols of mission time by Au-
gust 5, 2014 [20]. In contrast, the internal computing environment of Landsat Data Continuity Mis-
sion, commissioned as Landsat-8 on May 30, 2013]21], has an approximate internal operating tem-
perature range in one of the key instruments of about +25'C to +35 'C, including temperature rise 
due to power dissipation. This temperature range will be encountered with each 90 minute orbit over 
the 5 year mission life. 
Figure 16. Opportunity rover (left) and Landsat.a (right) representing a range of mission environments from planetary sur· 
face to low Earth orbil 
Test conditions selected for a specific system qualification should envelope the expected environ-
ment. Standard accelerated environments are useful in developing appropriate test conditions as indi-
cated in this paper. Figure 14 shows several useful standards for mechanical test development. IPC 
970 I is a useful document for selecting accelerated thermal cycling test conditions, given thermal 
cycling expected in use [22]. Test conditions for a sensor on the external elements of a rover may 
need a custom test environment. However, 0-100 ' C may serve well as a test conditions for the inter-
nal computing environment of a LEO mission. It is important to note that increasing the level of ac-
celeration often increases the complexity of estimating an acceleration factor and decreases the accu-
racy of interpretations of the test result. For soldered assemblies this is particularly true given the 
difficulties in the changing properties of the alloy and the creep component of the deformation [23]. 
Life Projection and Risk for Solder Joint Interconnections 
As stated, the acceleration factor determinations are of prime importance in developing accelerated 
test designs. In the case of test conditions for solder joints in the range of O-IOO'C, the Engelmaier 
modification of the Coffin-Manson fatigue relationship, shown in Table 1, may be useful for thermal 
cycling environments. For greater temperature ranges, the Norris-Lanzberg modification shown in 
Equation 3, can be conservatively used for some types of soldered structures, since larger thermal 
cycling temperature ranges were incorporated into the development of the Norris-Landzberg model 
[24,25]. Strain energy models are also appropriate to large temperature ranges. 
Following from equation 3, the derivation of an acceleration factor (AF) begins with the following 
expression comparing test and use conditions: 
Afl = Ntm (4) 
Nuse 
The life models shown in Table 1 can then be applied to determine the appropriate AF expression. In 
the case of the Engelmaier Model shown in Table I, the AF expression becomes: 
./IT.-l l c .... 
AF = ~"J.7o"" (5) 
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Where, c; accounts for creep: 
c = -0.442 - 6xlO-4f + L74x10-z In [1 + 3::] (6) 
In the above expressions, LIT is the temperature range, f is the mean cycle temperature and Id is the 
cyclic hold time [14]. Equations (4), (5) and (6) will be revisited in an example. 
Qualification testing often cannot be run in a reasonable time duration to demonstrate actual desired 
reliabilities of devices. However, tests may be run to a set of risk preferences for a given project. 
Risk preferences for a given system design are held by the decision maker. However, these may be 
influenced by standardized organizational risk preferences. An example of risk likelihood classifica-
tions is shown in Table 2 for unmanned spacecraft. 
Table 2. Risk Likelihood Classificalions Used in GSFC-STD-0002 [26]. 
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Using standardized risk preferences for qualification test design can inform quickly inform projects 
concerning the impact of using new and advanced packaging technologies. Risk preferences will also 
include the desired confidence limit for the qualification test. Risk criteria in the form of the desired 
probability of failure to be demonstrated, the confidence level desired can then be traded off against 
sample size and test time to provide for a test which meets schedule and cost constraints [27J . These 
parameters are traded off using equations (7) and (8). 
r 
1 - CI. = L (~) [1 - e (Nt.st/~ )pne(Ntsst/~lrk (7) 
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In the above model, known as Binomial Parametric test design [28J, CL=confidence limit, n= number 
of samples, r=allowable failures, N,,,,, is the nmnber of cycles to be executed in test without accelera-
tion, ,B=Weibull shape factor, Nd,"w is the desired number of cycles to be demonstrated on a compo-
nent as used, R(Njn,mo is the reliability of the component to be demonstrated in the test in, considera-
tion of risk preferences, where R(N)= l-F(N), given a preferred risk of failure to be below F(N). 
In some cases, certain technologies can present variances or defects. In this case defects should be 
taken into consideration in test designs. Voids in solder joints are an example of a variance which has 
the potential to reduce the lifetime of an assembly in thermal cycling. Void defects for area array 
packages are defined in IPC 7095 [29J. In evaluating such defects with a RISQ, based qualification 
means such defect content as arising in the process must be represented within the qualification test 
articles. 
Figure 17. Device package for example RISQ analysis 
Example of RiSQ for LEO Application 
An example RISQ test design for a LEO mission advanced package is shown below. This example 
exercises the process shown in Figure 20. The system will be designed to meet a 5 year life. For a 
LEO orbit this will require the spacecraft to encounter 26816 diurnal cycles based on a 98 minute 
orbit. Power on cycles will be required with each orbit. The thermal analysis exercised on the system 
reflects a minimum temperature of20' C on the cool side to the orbit reaching a maximum of 350C on 
the hot side of the orbit with 5 watts dissipated by the devices. The system requires 3 fully function 
devices over the life of the spacecraft. 
The type of device to be qualified is a 337 pin ASIC device employing a CGA package. The device 
outline and column configuration is shown in Figure 17. It is expected under small strains that lead 
stiffness will result in shear failure in the 63-37 SnPb attachment, similar to Figure II . 
In this example, the IPC 9701 test condition I (TCI) temperature ranges were selected with a 30 mi-
nute dwell time to more closely represent the on orbit conditions. The orbit and test conditions are 
summarized in Table 3. 
Table 3. Test and Use Conditions of a LEO RISQ Analysis 
Engeimaier Fatigue Exponent Test Values 
! Average Temperature 50 ' C 
Cycle Hold Time 30 minutes 
Co -0.43 
lie. I -2.34 
Engeimaier Fatigue Exponent On Orbit 
Average Temperature 30 'C 
Cycle Hold Time 45 minutes 
Co -0.42 
IIco -2.37 
Orbit Conditions 
Min Temp On Orbit 20'C 
Max Temp on Orbit 35'C 
. Temp Range on Orbit 15 
Test Conditions 
Min Temp On Test 0 I 
Max Temp on Test 100'C I 
Temp Range on Test 100 'C 
, Test Acceleration Factor 78 I , 
The risk preferences for the test require that the loss of performance from an open circuit in the sys-
tem be less than 0.1 % for the three required devices in the circuit, at a confidence level of 95%. The 
individual device failure probability necessary for the test design, given three required devices can be 
estimated from the following: 
R{Ndemo) = R l / S 
sys (9) 
Equation (9) considers the devices to be in series in the system, with each device required to perform 
its functions. With a desired failure probability of 0.1 % at the system level, each device will be re-
quired to have a required failure reliability to be demonstrated by the test, to be 0.03%, to meet the 
desired system risk preference for the devices. 
Table 4 summarizes the results of the analysis. Given the results in Table 4, n=10 units can be as-
sembled and run in test for 2500 cycles to meet the desired risk preference for the LEO systems, con-
sidering a whole device to be the item under test. Note that careful consideration must be given to 
selection of the Weibull shape parameter, 13. Larger global strains tend to provide larger values of 13, 
which may not be representative of actual use conditions [23]. 
Table 4. Trade off Study for Vanous Sample Sizes Given the Risk Preferences and Acceleration Factor from Table 3. 
Failure Mode: Open Circuit 
Sample Size n 10 12 15 33 
Allowed Failures, rf 0 0 0 0 
Weibull Shape Parameter ~ 3.5 3.5 3.5 3.5 
Confidence level CL 0.95 0.95 0.95 0.95 
Probability of Failure F(N) 0.03% 0.03% 0.03% 0.03% 
Ufe on Orbit (Cycles) 26816 26816 26816 26816 
Failure Free Test Time (No Acceleration) 192904 183113 171803 137150 
Failure Free Test Time (Under Acceleration) 2473 2348 2203 1758 
SUMMARY 
This paper presented an overview of microelectronics packaging trends and roadmaps in a 
graphical style and description projected by the ITR Roadmap. The single-die packaging tech-
nologies with emphasis on ball grid array and column grid arrays were discussed in detail re-
vealing the technologies that rapidly dominating packaging today. Accelerated reliability ap-
proaches under thermal and mechanical stresses for packages and assemblies were shown and 
are key to effective assessment of these technologies. Models that are necessary for projecting 
thermal cycle life from the thermal cycle testing were presented along with key accelerated 
thermal and mechanical reliability test specifications. These tools are useful for developing and 
designing accelerated test conditions and interpreting the results. 
A unique analysis methodology that addresses risk from design to implementation, Risk [n-
formed Systems Qualification, has been described. An example as how the RlSQ analysis is 
used and how it has effectively addressed risk for a LEO spacecraft environment has been 
shown. Acceleration thermal and mechanical testing combined with risk informed systems qual-
ification and analysis are key enablers for insertion of advanced microelectronics packages in 
various systems. These evaluations are aimed at providing a baseline for the industry and user 
community to better understand use of very dense and newly available advanced electronic 
packages including area array packages with koown reliability and risks, allowing greater pro-
cessing power in a smaller board footprint and lower system weight. 
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